View CS8182YDF8G_4336174.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? semiconductor components industries, llc, 2009 october, 2009 ? rev. 25 1 publication order number: cs8182/d cs8182 micropower 200 ma low dropout tracking regulator/line driver the cs8182 is a monolithic integrated low dropout tracking regulator designed to provides an adjustable buffered output voltage that closely tracks ( 10 mv) the reference input. the output delivers up to 200 ma while being able to be configured higher, lower or equal to the reference voltages. the device has been designed to operate over a wide range (2.8 v to 45 v) while still maintaining excellent dc characteristics. the cs8182 is protected from reverse battery, short circuit and thermal runaway conditions. the device also can withstand 45 v load dump transients and ? 50 v reverse polarity input voltage transients. this makes it suitable for use in automotive environments. the v ref /enable lead serves two purposes. it is used to provide the input voltage as a reference for the output and it also can be pulled low to place the device in sleep mode where it nominally draws less than 30 a from the supply. features ? 200 ma source capability ? output tracks within 10 mv worst case ? low dropout (0.35 v typ. @ 200 ma) ? low quiescent current ? thermal shutdown ? short circuit protection ? wide operating range ? internally fused leads in so ? 8 package ? for automotive and other applications requiring site and change control ? these are pb ? free devices current limit & sat sense + ? enable + ? thermal shutdown 2.0 v v out adj v ref /enable gnd v in figure 1. block diagram a = assembly location wl, l = wafer lot y = year ww, w = work week g or = pb ? free device pin connections and marking diagrams so ? 8 df suffix case 751 d 2 pak ? 5 dps suffix case 936ac v in v out gnd gnd adj gnd gnd v ref /enable cs 8182 awlywwg 1 tab gnd pin 1. v in 2. v out 3. gnd 4. adj 5. v ref 1 5 1 8 http://onsemi.com 8182 alyw 18 dpak ? 5 dt suffix case 175aa 8182g alyww 15 1 5 see detailed ordering and shipping information in the package dimensions section on p age 9 of this data sheet. ordering information
cs8182 http://onsemi.com 2 package pin description package lead number lead symbol function so ? 8 d 2 pak 5 ? pin dpak 5 ? pin 8 1 1 v in input voltage 1 2 2 v out regulated output 2, 3, 6, 7 3 3 gnd ground 4 4 4 adj adjust lead 5 5 5 v ref /enable reference voltage and enable input maximum ratings rating value unit storage temperature range ? 65 to +150 c junction temperature +150 c supply voltage range (continuous) ? 16 to 45 v peak transient voltage (v in = 14 v, load dump transient = 31 v) 45 v voltage range (adj, v out , v ref /enable) ? 10 to +v in v package thermal resistance, so ? 8: junction ? to ? case, r jc junction ? to ? air, r ja 25 80 c/w c/w package thermal resistance, d 2 pak junction ? to ? case, r jc junction ? to ? air, r ja 4.0 48 c/w c/w package thermal resistance, dpak junction ? to ? case, r jc junction ? to ? air, r ja 8.0 64 c/w c/w esd capability (human body model) (machine model) 2.0 200 kv v lead temperature soldering: (note 1) (so ? 8) (d 2 pak) (dpak) 240 225 260 c stresses exceeding maximum ratings may damage the device. maximum ratings are stress ratings only. functional operation above t he recommended operating conditions is not implied. extended exposure to stresses above the recommended operating conditions may af fect device reliability. 1. 60 second maximum above 183 c. recommended operating ranges rating value unit junction temperature, t j ? 40 to+125 c input voltage, continuous v in 3.4 to 45 v
cs8182 http://onsemi.com 3 electrical characteristics (v in = 14 v; v ref /enable > 2.75 v; ? 40 c < t j < +125 c; c out 10 f; 0.1 < c out ? esr < 1.0 @ 10 khz, unless otherwise specified.) parameter test conditions min typ max unit regular output v ref ? v out v out tracking error 4.5 v v in 26 v, 100 a i out 200 ma, note 2 v in = 12 v, i out = 30 ma, v ref = 5.0 v, note 2 ? 10 ? 5.0 ? ? 10 5 mv mv dropout voltage (v in ? v out ) i out = 100 a i out = 30 ma i out = 200 ma ? ? ? 100 ? 350 150 500 600 mv mv mv line regulation 4.5 v v in 26 v, note 2 ? ? 10 mv load regulation 100 a i out 200 ma, note 2 ? ? 10 mv adj lead current loop in regulation ? 0.2 1.0 a current limit v in = 14 v, v ref = 5.0 v, v out = 90% of v ref , note 2 225 ? 700 ma quiescent current (i in ? i out ) v in = 12 v, i out = 200 ma v in = 12 v, i out = 100 a v in = 12 v, v ref /enable = 0 v ? ? ? 15 75 30 25 150 55 ma a a reverse current v out = 5.0 v, v in = 0 v ? 0.2 1.5 ma ripple rejection f = 120 hz, i out = 200 ma, 4.5 v v in 26 v 60 ? ? db thermal shutdown gbd 150 180 210 c v ref /enable enable voltage ? 0.80 2.00 2.75 v input bias current v ref /enable ? 0.2 1.0 a 2. v out connected to adj lead.
cs8182 http://onsemi.com 4 typical characteristics 18 16 14 12 10 8 6 4 2 0 figure 2. quiescent current vs. output current 0 20 40 60 80 100 120 140 160 180 200 output current (ma) quiescent current (ma) figure 3. quiescent current vs. input voltage (operating mode) 1 0.9 0.8 0.7 0.6 0.5 0.3 0.2 0.1 0 0 5 10 15 20 25 30 35 40 45 v in , input voltage (v) quiescent current (ma) 0.4 figure 4. quiescent current vs. input voltage (sleep mode) figure 5. v out reverse current figure 6. v out reverse current 100 90 80 70 60 50 30 20 10 0 0 5 10 15 20 25 30 35 40 45 v in , input voltage (v) quiescent current ( a) 40 20 18 16 14 12 10 6 4 2 0 0 5 10 15 20 25 forced v out voltage (v) current into v out (ma) 8 140 120 100 80 60 40 20 0 0 5 10 15 20 25 forced v out voltage (v) current into v out (ma) 30 35 40 i (v out ) = 20 ma i (v out ) = 1 ma v ref / enable = 0 v v in = 6 v* v ref = 5 v** v in = 0 v * graph is duplicate for v in > 1.6 v. **dip (@5 v) shifts with v ref voltage. v in = 6 v* v ref = 5 v** v in = 0 v * graph is duplicate for v in > 1.6 v. **dip (@5 v) shifts with v ref voltage.
cs8182 http://onsemi.com 5 circuit description enable function by pulling the v ref /enable lead below 2.0 v typically, (see figure 10 or figure 11), the ic is disabled and enters a sleep state where the device draws less than 55 a from supply. when the v ref /enable lead is greater than 2.75 v, v out tracks the v ref /enable lead normally. output voltage the output is capable of supplying 200 ma to the load while configured as a similar (figure 7), lower (figure 9), or higher (figure 8) voltage as the reference lead. the adj lead acts as the inverting terminal of the op amp and the v ref lead as the non ? inverting. the device can also be configured as a high ? side driver as displayed in figure 12. figure 7. tracking regulator at the same voltage v in v out gnd gnd v ref / gnd gnd adj enable loads 5.0 v b+ c1* 1.0 f c2** 10 f v out , 200 ma v out v ref figure 8. tracking regulator at higher voltages v in v out gnd gnd v ref / gnd gnd adj enable loads v ref b+ c1* 1.0 f c2** 10 f v out , 200 ma r a r f v out v ref (1 r e r a ) cs8182 cs8182 c3*** 10 nf c3*** 10 nf figure 9. tracking regulator at lower voltages v in v out gnd gnd v ref / gnd gnd adj enable loads v ref b+ c1* 1.0 f c2** 10 f v out , 200 ma v out v ref ( r2 r1 r2 ) r2 r1 figure 10. tracking regulator with enable circuit v in v out gnd gnd v ref / gnd gnd adj enable from mcu v ref b+ c1* 1.0 f c2** 10 f v out , 200 ma r cs8182 cs8182 c3*** 10 nf c3*** 10 nf figure 11. alternative enable circuit v in v out gnd gnd v ref / gnd gnd adj enable 10 f figure 12. high ? side driver v in v out gnd gnd v ref / gnd gnd adj enable mcu b+ 200 ma v out b v sat ** c2 is required for stability. * c1 is required if the regulator is far from the power source filter. cs8182 cs8182 5.0 v i/o ncv8501 6.0 v ? 40 v v in 100 nf v ref (5.0 v) c to load (e.g. sensor) c1* 1.0 f c3*** 10 nf c3*** 10 nf *** c3 is recommended for emc susceptibility.
cs8182 http://onsemi.com 6 application notes v out short to battery the cs8182 will survive a short to battery when hooked up the conventional way as shown in figure 13. no damage to the part will occur. the part also endures a short to battery when powered by an isolated supply at a lower voltage as in figure 14. in this case the cs8182 supply input voltage is set at 7 v when a short to battery (14 v typical) occurs on v out which normally runs at 5 v. the current into the device (ammeter in figure 14) will draw additional current as displayed in figure 15. v out gnd gnd adj v in gnd gnd v ref / enable v out 5.0 v 70 ma c1* 1.0 f automotive battery typically 14 v short to battery cs8182 figure 13. c2** 10 f v out gnd gnd adj v in gnd gnd v ref / enable v out c1* 1.0 f cs8182 figure 14. c2** 10 f c3*** 10 nf v out = v ref 5.0 v loads b+ 5.0 v 70 ma automotive battery typically 14 v short to battery v out = v ref 5.0 v loads b+ c3*** 10 nf a 7 v ** c2 is required for stability. * c1 is required if the regulator is far from the power source filter. *** c3 is recommended for emc susceptibility. + ? + ? + ? + ? figure 15. v out short to battery 2.0 1.8 1.6 1.4 1.2 1.0 0.6 0.4 0.2 0 6 510152025 v out voltage (v) current (ma) 0.8 7 8 9 11121314 16171819 21222324 26 switched application the cs8182 has been designed for use in systems where the reference voltage on the v ref /enable pin is continuously on. typically, the current into the v ref /enable pin will be less than 1.0 a when the voltage on the v in pin (usually the ignition line) has been switched out (v in can be at high impedance or at ground.) reference figure 16. v out gnd gnd adj v in gnd gnd v ref / enable v out v ref 5.0 v v bat c1 1.0 f ignition switch < 1.0 a cs8182 figure 16. c2 10 f
cs8182 http://onsemi.com 7 external capacitors the output capacitor for the cs8182 is required for stability. without it, the regulator output will oscillate. actual size and type may vary depending upon the application load and temperature range. capacitor ef fective series resistance (esr) is also a factor in the ic stability. worst ? case is determined at the minimum ambient temperature and maximum load expected. the output capacitor can be increased in size to any desired va lue above the minimum. one possible purpose of this would be to maintain the output voltage during brief conditions of negative input transients that might be characteristic of a particular system. the capacitor must also be rated at all ambient temperatures expected in the system. to maintain regulator stability down to ? 40 c, a capacitor rated at that temperature must be used. more information on capacitor selection for smart regulator ? s is available in the smart regulator application note, ?compensation for linear regulators,? document number sr003an/d, available through our website at http://www.onsemi.com. calculating power dissipation in a single output linear regulator the maximum power dissipation for a single output regulator (figure 17) is: pd(max) { v in (max) v out (min) } i out (max) v in (max)i q (1) where: v in(max) is the maximum input voltage, v out(min) is the minimum output voltage, i out(max) is the maximum output current, for the application,and i q is the quiescent current the regulator consumes at i out(max) . once the value of pd(max) is known, the maximum permissible value of r ja can be calculated: r ja 150 c t a p d (2) the value of r ja can then be compared with those in the package section of the data sheet. those packages with r ja ?s less than the calculated value in equation 2 will keep the die temperature below 150 c. in some cases, none of the packages will be sufficient to dissipate the heat generated by the ic, and an external heat sink will be required. figure 17. single output regulator with key performance parameters labeled i in i out i q smart v out v in regulator ? control features heatsinks a heatsink effectively increases the surface area of the package to improve the flow of heat away from the ic and into the surrounding air. each material in the heat flow path between the ic and the outside environment will have a thermal resistance. like series electrical resistances, these resistances are summed to determine the value of r ja: r ja r jc r cs r sa (3) where: r jc = the junction ? to ? case thermal resistance, r cs = the case ? to ? heatsink thermal resistance, and r sa = the heatsink ? to ? ambient thermal resistance. r jc appears in the package section of the data sheet. like r ja , it is a function of package type. r cs and r sa are functions of the package type, heatsink and the interface between them. these values appear in heat sink data sheets of heatsink manufacturers.
cs8182 http://onsemi.com 8 ja ( c/w) figure 18. 8 lead soic (fused) thermal resistance figure 19. 5 lead dpak thermal resistance copper area (mm 2 ) copper area (mm 2 ) 700 600 500 400 300 200 100 0 0 20 40 60 80 100 160 180 700 600 500 400 300 200 100 0 0 20 40 60 80 100 160 180 ja ( c/w) 120 140 800 1 oz 2 oz 800 1 oz 2 oz 120 140 ja ( c/w) figure 20. 5 lead d 2 pak thermal resistance figure 21. thermal resistance summary copper area (mm 2 ) copper area (mm 2 ) 700 600 500 400 300 200 100 0 0 20 40 60 80 100 160 180 700 600 500 400 300 200 100 0 0 20 40 60 80 100 160 180 ja ( c/w) 120 140 800 1 oz 2 oz 800 120 140 8 lead soic w/ 4 thermal leads 1 oz 8 lead soic w/ 4 thermal leads 2 oz 5 lead dpak 1 oz 5 lead dpak 2 oz 5 lead d 2 pak 2 oz 5 lead d 2 pak 1 oz
cs8182 http://onsemi.com 9 ordering information device package shipping ? CS8182YDF8G so ? 8 (pb ? free) 95 units / rail cs8182ydfr8g so ? 8 (pb ? free) 2500 / tape & reel cs8182ydps5g d 2 pak 5 ? pin (pb ? free) 50 units / rail cs8182ydpsr5g d 2 pak 5 ? pin (pb ? free) 750 / tape & reel cs8182dtg dpak 5l (pb ? free) 50 units / rail cs8182dtrkg dpak 5l (pb ? free) 2500 / tape & reel ?for information on tape and reel specifications, including part orientation and tape sizes, please refer to our tape and reel packaging specifications brochure, brd8011/d.
cs8182 http://onsemi.com 10 package dimensions soic ? 8 df suffix case 751 ? 07 issue aj seating plane 1 4 5 8 n j x 45 k notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: millimeter. 3. dimension a and b do not include mold protrusion. 4. maximum mold protrusion 0.15 (0.006) per side. 5. dimension d does not include dambar protrusion. allowable dambar protrusion shall be 0.127 (0.005) total in excess of the d dimension at maximum material condition. 6. 751 ? 01 thru 751 ? 06 are obsolete. new standard is 751 ? 07. a b s d h c 0.10 (0.004) dim a min max min max inches 4.80 5.00 0.189 0.197 millimeters b 3.80 4.00 0.150 0.157 c 1.35 1.75 0.053 0.069 d 0.33 0.51 0.013 0.020 g 1.27 bsc 0.050 bsc h 0.10 0.25 0.004 0.010 j 0.19 0.25 0.007 0.010 k 0.40 1.27 0.016 0.050 m 0 8 0 8 n 0.25 0.50 0.010 0.020 s 5.80 6.20 0.228 0.244 ? x ? ? y ? g m y m 0.25 (0.010) ? z ? y m 0.25 (0.010) z s x s m 1.52 0.060 7.0 0.275 0.6 0.024 1.270 0.050 4.0 0.155 mm inches scale 6:1 *for additional information on our pb ? free strategy and soldering details, please download the on semiconductor soldering and mounting techniques reference manual, solderrm/d. soldering footprint*
cs8182 http://onsemi.com 11 package dimensions d 2 pak ? 5 dp suffix case 936ac ? 01 issue a dim min max min max millimeters inches e 0.380 0.420 9.65 10.67 d1 0.250 ??? 6.35 ??? a 0.170 0.180 4.32 4.57 b 0.026 0.036 0.66 0.91 c2 0.045 0.055 1.14 1.40 e 0.067 bsc 1.70 bsc h 0.580 0.620 14.73 15.75 l1 ??? 0.066 ??? 1.68 a1 0.000 0.010 0.00 0.25 c 0.017 0.026 0.43 0.66 e d h l1 b e d1 e1 l 0.090 0.110 2.29 2.79 m 0 8 l3 0.010 bsc 0.25 bsc 0 8 *for additional information on our pb ? free strategy and soldering details, please download the on semiconductor soldering and mounting techniques reference manual, solderrm/d. recommended dimensions: millimeters 0.424 5x 0.584 0.310 0.176 0.040 0.067 pitch soldering footprint* a1 l3 b h l m detail c seating plane gauge plane notes: 1. dimensioning and tolerancing per asme y14.5m, 1994. 2. controlling dimension: inches. 3. dimensions d and e do not include mold flash and gate protrusions. mold flash and gate protrusions not to exceed 0.005 maximum per side. these dimensions to be measured at datum h. 4. thermal pad contour optional within dimensions e, l1, d1, and e1. dimensions d1 and e1 establish a minimum mounting surface for the thermal pad. e1 0.200 ??? 5.08 ??? d 0.325 0.368 8.25 9.53 a 5x m a m 0.13 b e/2 c2 c a b seating plane a a detail c m a m 0.10 b view a ? a
cs8182 http://onsemi.com 12 package dimensions dpak ? 5 dt suffix case 175aa ? 01 issue a d a k b r v s f l g 5 pl m 0.13 (0.005) t e c u j h ? t ? seating plane z dim min max min max millimeters inches a 0.235 0.245 5.97 6.22 b 0.250 0.265 6.35 6.73 c 0.086 0.094 2.19 2.38 d 0.020 0.028 0.51 0.71 e 0.018 0.023 0.46 0.58 f 0.024 0.032 0.61 0.81 g 0.180 bsc 4.56 bsc h 0.034 0.040 0.87 1.01 j 0.018 0.023 0.46 0.58 k 0.102 0.114 2.60 2.89 l 0.045 bsc 1.14 bsc r 0.170 0.190 4.32 4.83 s 0.025 0.040 0.63 1.01 u 0.020 ??? 0.51 ??? v 0.035 0.050 0.89 1.27 z 0.155 0.170 3.93 4.32 notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: inch. r1 0.185 0.210 4.70 5.33 r1 1234 5 6.4 0.252 0.8 0.031 10.6 0.417 5.8 0.228 scale 4:1 mm inches 0.34 0.013 5.36 0.217 2.2 0.086 soldering footprint* *for additional information on our pb ? free strategy and soldering details, please download the on semiconductor soldering and mounting techniques reference manual, solderrm/d. on semiconductor and are registered trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to mak e changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for an y particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including wi thout limitation special, consequential or incidental damages. ?typical? parameters which may be provided in scillc data sheets and/or specifications can and do vary in different application s and actual performance may vary over time. all operating parameters, including ?typicals? must be validated for each customer application by customer?s technical experts. scillc does not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the scillc product could create a sit uation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indemnify and hold scillc and its of ficers, employees, subsidiaries, af filiates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, direct ly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that scillc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. this literature is subject to all applicable copyright laws and is not for resale in any manner. cs8182/d smart regulator is a registered trademark of semiconductor components industries, llc (scillc). publication ordering information n. american technical support : 800 ? 282 ? 9855 toll free usa/canada europe, middle east and africa technical support: phone: 421 33 790 2910 japan customer focus center phone: 81 ? 3 ? 5773 ? 3850 literature fulfillment : literature distribution center for on semiconductor p.o. box 5163, denver, colorado 80217 usa phone : 303 ? 675 ? 2175 or 800 ? 344 ? 3860 toll free usa/canada fax : 303 ? 675 ? 2176 or 800 ? 344 ? 3867 toll free usa/canada email : orderlit@onsemi.com on semiconductor website : www.onsemi.com order literature : http://www.onsemi.com/orderlit for additional information, please contact your local sales representative

▲Up To Search▲

Price & Availability of CS8182YDF8G

	To Download CS8182YDF8G Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .